Fig. 1




Fig. 2




Fig. 3

DOUT	DATAE	QOUT	DIN
0	0	0	1
1	0	0	0
0	1	0	0
1	1	0	1
0	0	1	0
1	0	1	1
0	1	1	1
1	1	1	0







Fig. 5 20a 11a -TMODE A ADD_A ADDRESS GENERATOR 12a DTEST_A TEST PATTERN GENERATOR DRAM DATAE_A COMPARATOR RESULT_A DOUT_A 10a RESULT_ALL RESET_A 11b -TMODE_B ADD_B ADDRESS GENERATOR 12b DTEST_B TEST PATTERN GENERATOR SRAM DATAE_B COMPARATOR RESULT_B DOUT_B 10b

RESET_B

20b

CĽK

Fig. 6






Fig. 8




Fig. 9

